A Comparative Study on TiO₂and SiO_x Dielectric based MOS Capacitance

Ashik Some¹, Diksha Barnwal¹, Arnab Shome¹, Birojit Chakma¹, Lalaram Arya¹, B.S. Thoma¹, Aniruddha Mondal¹

¹Dept. of Electronics & Communication Engineering, NIT Agartala, Jirania, Tripura, 799046

ABSTRACT

The TiO₂ and SiO_x dielectric based n-MOS and p-MOS devices were fabricated by using e-beam evaporation technique on Si <100> substrates (33.5 Ω cm for n-Si and 30 Ω cm for p-Si). The TiO₂ and SiO_x (99.999% pure, MTI USA) have been evaporated to fabricate the 50 nm thin films (TF) on the Si substrates. The deposition rate was kept constant at 1.2 A°/s for both TiO₂ and SiO_x material. The upper electrodes of diameter 1.5 mm were made of silver (Ag) and aluminium (Al) metal on TiO₂ and SiO_x thin film (TF) respectively. The Capacitance-Voltage (C-V) measurements were carried out on the TiO₂ and SiO_x based MOS devices using LCR meter (HIOKI, 3532-50). The maximum accumulation capacitance of 7.4 pF and 6.5 pF were measured for TiO₂ based n-MOS and p-MOS respectively at 1 MHz. The carrier concentration of 5.9 × 10¹⁸/m³ for n-Si/TiO₂ TF/Ag device and 1.29 × 10²¹ /m³ for p-Si/TiO₂ TF/Ag device were calculated. The accumulation capacitance of 5.0 pF was measured for SiO_x based p-MOS device and the carrier concentration was measured 1.5 × 10¹⁹ /m³. Finally, compared to SiO_x MOS device the TiO₂ based MOS device has larger capacitance, which may reduce the device leakage current. Therefore, the TiO₂ based high dielectric material may allow the device shrinking process for the fabrication of modern devices.

Keywords: MOS, TF, Schottky Contact, Ohmic Contact, TiO₂, SiO_x

1. INTRODUCTION

With the advancement in technology, the downscaling of devices is increasing the leakage current [1] and with continuing decrease of the gate dielectric thickness in conventional silicon MOS devices. The thin dielectric layer reduces the V_{th} which results in an increase of leakage current [2]. The simple relationship between the thickness of dielectric (d) and oxide capacitance (C_{ox}),

 $d = \Box A/C_{ox}$ (1)

does not hold for thin oxides. Lot of techniques have been employed to reduce the device leakage current [3,4]. A common technique of using high dielectric thin oxide increases the capacitance and

hence decreases the leakage current. The Schottky contact on the high dielectric oxide layer again decreases the leakage current compared to Ohmic contact [5]. In case of thin oxide layer, it is very difficult to measure the device capacitance at lower frequencies due to presence of noise [6]. Therefore, the higher frequencies are preferable to characterize the thin oxide layer based MOS devices. Also, Capacitance (C)–Voltage (V) measurement technique is a powerful technique to find out the MOS device quality for further improvements. This aforementioned method can be used to calculate the important parameters like carrier concentration (N_b), flat band voltage (V_{fb}) as well as other parameters easily.

In this report we have fabricated the n-MOS and p-MOS devices by using high dielectric TiO_2 and low dielectric SiO_x oxide layer as gate oxide on Si substrate. The contacts were made Ohmic for i) n-Si/SiO_x TF/Al contact (p-MOS), and Schottky for ii) n-Si/TiO₂ TF/Ag contact (p-MOS), iii) p-Si/TiO₂ TF/Ag contact(n-MOS) devices. The use of Schottky contact based devices lead to decrease in leakage current compared to Ohmic contact devices in which tunneling occurs [7,8]. The room temperature C-V was measured for the devices and compared. The flat band voltages (V_{fb}) and carrier concentration (N_b) were also calculated.

2. EXPERIMENTAL SECTION

The MOS devices were fabricated on 1cm×1cm cleaned p-type and n-type Si<100>substrate inside e-beam evaporator at a base pressure of 10^{-5} mbar. High purity TiO₂ TF and SiO_x TF (99.999% pure, MTI USA) of thickness 50 nm were deposited separately on two substrates n-Si and p-Si at a constant deposition rate of 1.1-1.2 Å'/s. Silver (Ag) and Aluminum (Al) are deposited as the gate electrode through Aluminium (Al) mask hole, having an area of 1.77×10^{-6} m² on TiO₂ TF and SiO_x TF respectively. The capacitance through the devices were measured by using LCR meter (HIOKI, 3532-50).The carrier concentration was calculated from $1/C^2$ v/s V graph and flat band voltage (V_{fb}) obtained directly from C-V curve.

3. RESULTS AND DISCUSSIONS

Fig. 1 shows the graphs of C-V measurement for the three fabricated MOS devices done at frequency 1MHz at room temperature with the help of LCR meter (HIOKI, 3532-50). It can be seen from C-V curves of 50nm TF (Fig. 1) that the measured capacitance is dependent on both frequency and bias voltage. Each curve has three different regions of accumulation, depletion and inversion with a considerable shifting of voltage axis towards the negative bias due to the presence of interface states which is in equilibrium with semiconductor [9]. AC measuring signal frequency (1 MHz) is so high that the inversion layer charge Q_i cannot follow high frequency (HF) variation w.r.t changes in gate voltage (V_g) and thus assumed to be constant for a given DC bias [10]. The gate capacitance (C_g) in inversion at HF becomes

$$C_g = \left(\frac{1}{c_{ox}} + \frac{X_{dm}}{\varepsilon_o \varepsilon_r}\right)^{-1}.$$
(2)

 C_g given by this equation is C_{min} at HF. The flatband (V_{fb}) voltages shown in the graphs have been calculated by using equations Debye length,

$$\lambda_{\rm D} = \sqrt{\frac{\varepsilon_s kT}{q^2 N_b}} \tag{3}$$

and flatband capacitance,

$$C_{FB} = \frac{C_{ox} \varepsilon_s A / \lambda_D}{C_{ox} + \varepsilon_s A / \lambda_D}$$
(4)

Where N_b is the calculated carrier concentration [11], shown in Table1.



Fig. 1. a) Schematic diagram of fabricated MOS device. Capacitance versus voltage characteristics at 1MHz frequency for b) n-Si/SiOx TF/Al contact (p-MOS), c) n-Si/TiO₂ TF/Ag contact (p-MOS), d) p-Si/TiO₂ TF/Ag contact (n-MOS)

Fig. 2 shows the $1/C^2$ v/s V characteristics. These characteristics have been used to find the carrier concentration. The concentration (N_b) is given by

$$N_{b} = \frac{2}{e \times \varepsilon_{r} \times \varepsilon_{o} \times m}$$
(5)

where the dielectric permittivity (\Box_r) of SiO_x is 3.9 and of TiO₂ is 80 [12] and m is the slope obtained from $1/C^2$ v/s V characteristics graphs. Three readings of N_b are obtained for three different values of slopes and their average is done to obtain final values for each graph.



Fig. 2. 1/C² v/s V characteristics graphs at 1MHz frequency for a) n-Si/SiOx TF/Al contact (p-MOS), b) n-Si/TiO₂ TF/Ag contact (p-MOS), c) p-Si/TiO₂ TF/Ag contact (n-MOS)

| Tuna | Concentration[/ | V _{fb} from graph | Flatband Capacitance, |
|-------------------------------------|-----------------------|----------------------------|-----------------------|
| Type | m ³] | [volts] | C _{fb} [pF] |
| p-Si/TiO ₂ TF/Ag contact | 1.37×10^{19} | 8.5 | |
| (n-MOS) | 1.37×10 | 0.5 | 7.27 |
| n-Si/TiO ₂ TF/Ag contact | 6.26×10^{18} | 2 | |
| (p-MOS) | 0.20×10 | -2 | 6.26 |
| n-Si/SiOx TF/Al contact | 1.56×10^{19} | 5.5 | |
| (p-MOS) | 1.30×10 | 5.5 | 4.6 |

From $1/C^2$ v/s V characteristics, the obtained concentration of carriers is mentioned in the Table1.

Table 1.Comparison of concentration, V_{fb} for a) p-Si/TiO₂ TF/Ag contact (n-MOS), b) n-Si/TiO₂ TF/Ag contact (p-MOS), c) n-Si/SiOx TF/Al contact (p-MOS)

4. CONCLUSION

The effect of introducing a high-k dielectric material (TiO_2) with a Schottky contact w.r.t a low-k dielectric material (SiO_x) with an Ohmic contact has been studied. The presence of Schottky contact reduces the tunneling and high-k dielectric is used to increase the value of capacitance thus allowing shrinking of device with minimum leakage current and an increase in capacitance as observed in C-V characteristics resulted in increased switching time.

5. ACKNOWLEDGEMENT

The authors are thankful to NIT Agartala for financial support.

REFERENCES

- [1] Narendra S G, Chandrakasan A. Leakage in nanometer CMOS technologies, 2006 Newyork
- [2] Alvarado U, Bistué G, Adin I.Low Power RF Circuit Design in Standard CMOS Technology, 2011; Heidelberg: 307
- [3] Jhaveri R, Nagavarapu V, Woo J C S. *Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field-Effect Transistor* IEEE Electron Device Lett. 2011; 58(1):80-86
- [4] Roy K, Mukhopadhyay S, Mahmoodi M H. Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits IEEE Electron Device Lett. 2003; 91(2):305-327
- [5] Husain M K, Li X V, Groot C H D. High-Quality Schottky Contacts for Limiting Leakage Currents in Ge-Based Schottky Barrier MOSFETs IEEE Electron Device Lett. 2009; 56(3):499-504
- [6] RichterC A, HefnerA R, VogelEM.A comparison of Quantum-Mechanical Capacitance-Voltage Simulators, IEEE Electron Device Lett., 2001; 22 : 35-37.
- [7] Matsuzawa K, Uchida K, Nishiyama A. Simulations of Schottky barrier diodes and tunnel transistors, Computational Electronics, 1998; 163-165

29

- [8] Park Y, Ahn K S; Hyunsoo K. Carrier Transport Mechanism of Ni/Ag/Pt Contacts to p-Type GaN. IEEE Electron Device Lett. 2012; 59(3):680-684
- [9] Dhar J C, Mondal A, Singh N K, Chinnamuthu P.Low Leakage TiO2 Nanowire Dielectric MOS Device Using Ag Schottky Gate Contact. IEEE T Nanotechnol. 2013; 12:948-950
- [10] Walstra S V, Sah C T. *Thin oxide thickness extrapolation from capacitance-voltage measurements*. IEEE Electron Device Lett. 1997; 44:1136-1142
- [11] Srivastava V M. Capacitance-Voltage Measurement for Characterization of a Metal-Gate MOS Process. Int J of Recent Trends in Engineering 2009;1(4):4-7
- [12] Groner M D, George S M High-k dielectrics grown by atomic layer deposition: capacitor and gate applications 2003; USA:327